Fyon, Arthur ✱; Université de Liège - ULiège > Montefiore Institute of Electrical Engineering and Computer Science
Mendolia, Loris ✱; Université de Liège - ULiège > Département d'électricité, électronique et informatique (Institut Montefiore) > Brain-Inspired Computing
Redouté, Jean-Michel ; Université de Liège - ULiège > Département d'électricité, électronique et informatique (Institut Montefiore) > Systèmes microélectroniques intégrés
Franci, Alessio ; Université de Liège - ULiège > Département d'électricité, électronique et informatique (Institut Montefiore) > Brain-Inspired Computing
Drion, Guillaume ; Université de Liège - ULiège > Département d'électricité, électronique et informatique (Institut Montefiore) > Systèmes et modélisation
✱ These authors have contributed equally to this work.
Language :
English
Title :
A Fully Tunable Ultra-Low Power Current-Mode Memory Cell in Standard CMOS Technology
Publication date :
22 October 2026
Journal title :
Engineering Research Express
eISSN :
2631-8695
Publisher :
Institute of Physics (IOP), London, United Kingdom
Ren X, et al. 2025 A current-mode multiply-accumulate macro in sensing-computing fusion system for feature extraction and redundancy reduction IEEE Trans. Circuits Syst. II Exp. Briefs 72 798 802 798–802 10.1109/TCSII.2025.3543173
Sarpeshkar R 1998 Analog versus digital: extrapolating from electronics to neurobiology Neural Comput. 10 1601 1638 1601–38 10.1162/089976698300017052
Sebastian A, Le Gallo M, Khaddam-Aljameh R, Eleftheriou E 2020 Memory devices and applications for in-memory computing Nat. Nanotechnol. 15 529 544 529–44 10.1038/s41565-020-0655-z
Ielmini D, Wong H-S P 2018 In-memory computing with resistive switching devices Nat. Electron. 1 333 343 333–43 10.1038/s41928-018-0092-2
Aguirre F, et al. 2024 Hardware implementation of memristor-based artificial neural networks Nat. Commun. 15 1974 10.1038/s41467-024-45670-9
Jhang C-J, Xue C-X, Hung J-M, Chang F-C, Chang M-F 2021 Challenges and trends of SRAM-based computing-in-memory for AI edge devices IEEE Trans. Circuits Syst. I 68 1773 1786 1773–86 10.1109/TCSI.2021.3064189
Lin Z, et al. 2022 A review on SRAM-based computing in-memory: circuits, functions and applications J. Semicond. 43 031401 10.1088/1674-4926/43/3/031401
Mannocci P, et al. 2026 A fully integrated analogue closed-loop in-memory computing accelerator based on static random-access memory Nat. Electron. 9 200 212 200–12 10.1038/s41928-025-01549-1
Noguchi H, Okumura S, Iguchi Y, Fujiwara H, Morita Y, Nii K, Kawaguchi H, Yoshimoto M 2008 Which is the best dual-port SRAM in 45-nm process technology?—8T, 10T single end and 10T differential Proc. IEEE Int. Conf. Integrated Circuit Design and Technology Tutorial (ICICDT) IEEE pp 55 58 pp 55–58
Joshi V, Le Gallo M, Haefeli S, Boybat I, Nandakumar S R, Piveteau C, Dazzi M, Rajendran B, Sebastian A, Eleftheriou E 2020 Accurate deep neural network inference using computational phase-change memory Nat. Commun. 11 2473 10.1038/s41467-020-16108-9
James A P, Chua L O 2022 Variability-aware memristive crossbars—a tutorial IEEE Trans. Circuits Syst. II 69 2570 2604 2570–4 10.1109/TCSII.2022.3169416
Shi L, Zheng G, Tian B, Dkhil B, Duan C 2020 Research progress on solutions to the sneak path issue in memristor crossbar arrays Nanoscale Adv. 2 1811 1827 1811–27 10.1039/D0NA00100G
Richter O, Wu C, Whatley A M, Köstinger G, Nielsen C, Qiao N, Indiveri G 2024 DYNAP-SE2: A scalable multi-core dynamic neuromorphic asynchronous spiking neural network processor Neuromorphic Comput. Eng. 4 014003 10.1088/2634-4386/ad1cd7
Moradi S, Qiao N, Stefanini F, Indiveri G 2018 A scalable multicore architecture with heterogeneous memory structures for dynamic neuromorphic asynchronous processors (DYNAPs) IEEE Trans. Biomed. Circuits Syst. 12 106 122 106–22 10.1109/TBCAS.2017.2759700
Frenkel C, Bol D, Indiveri G 2023 Bottom-up and top-down approaches for the design of neuromorphic processing systems: tradeoffs and synergies between natural and artificial intelligence Proc. IEEE 111 623 652 623–52 10.1109/JPROC.2023.3273520
Christensen D V, et al. 2022 2022 roadmap on neuromorphic computing and engineering Neuromorphic Comput. Eng. 2 022501 10.1088/2634-4386/ac4a83
Khacef L, Klein P, Cartiglia M, Rubino A, Indiveri G, Chicca E 2023 Spike-based local synaptic plasticity: a survey of computational models and neuromorphic circuits Neuromorphic Comput. Eng. 3 042001 10.1088/2634-4386/ad05da
Schuman C D, Kulkarni S R, Parsa M, Mitchell J P, Date P, Kay B 2022 Opportunities for neuromorphic computing algorithms and applications Nat. Comput. Sci. 2 10 19 10–19 10.1038/s43588-021-00184-y
Rubino A, Cartiglia M, Payvand M, Indiveri G2023Neuromorphic analog circuits for robust on-chip always-on learning in spiking neural networks(arXiv:2307.06084)
Gale E 2019 Neuromorphic computation with spiking memristors: habituation, experimental instantiation of logic gates and a novel sequence-sensitive perceptron model Faraday Discuss. 213 521 551 521–51 10.1039/C8FD00111A
Ayuso-Martinez A, Casanueva-Morato D, Dominguez-Morales J P, Jimenez-Fernandez A, Jimenez-Moreno G 2023 Construction of a spike-based memory using neural-like logic gates based on spiking neural networks on SpiNNaker IEEE Trans. Emerg. Top. Comput. 11 868 881 868–81 10.1109/TETC.2023.3281063
Mo L, Wang M 2021 LogicSNN: A unified spiking neural networks logical operation paradigm Electronics 10 2123 10.3390/electronics10172123
Chen H, Xue X, Liu C, Fang J, Wang Z, Wang J, Zhang D W, Hu W, Zhou P 2021 Logic gates based on neuristors made from two-dimensional materials Nat. Electron. 4 399 404 399–404 10.1038/s41928-021-00591-z
Marega G M, Zhao Y, Avsar A, Wang Z, Tripathi M, Radenovic A, Kis A 2020 Logic-in-memory based on an atomically thin semiconductor Nature 587 72 77 72–77 10.1038/s41586-020-2861-0
Dokić B L 1984 CMOS Schmitt triggers IEE Proc. G vol 131 pp 197 202 pp 197–202
Filanovsky I M, Baltes H 1994 CMOS Schmitt trigger design IEEE Trans. Circuits Syst. I 41 46 49 46–49 10.1109/81.260219
Wang Z 1991 CMOS adjustable Schmitt triggers IEEE Trans. Instrum. Meas. 40 601 605 601–5 10.1109/19.87026
Kulkarni J P, Kim K, Roy K 2007 A 160 mV robust Schmitt trigger based subthreshold SRAM IEEE J. Solid-State Circuits 42 2303 2313 2303–13 10.1109/JSSC.2007.897148
De Geeter F, Lambrechts G, Ernst D, Drion G2026Parallelizable memory recurrent units(arXiv:2601.09495)
Brandoit J, Fyon A, Ernst D, Drion G2026Improving the performance and learning stability of parallelizable RNNs designed for ultra-low power applications(arXiv:2605.11855)
Fyon A, Brandoit J, Mendolia L, Ernst D, Redouté J-M, Drion G2026Hardware-software co-design of scalable, energy-efficient analog recurrent computations(arXiv:2605.15216)
Siripruchyanun M, Hirunporm J 2021 A fully/electronically controllable voltage-mode Schmitt trigger based on only single VDGA and its applications AEU-Int. J. Electron. Commun. 131 153602 10.1016/j.aeue.2020.153602
Steyaert M, Sansen W 1986 Novel CMOS Schmitt trigger Electron. Lett. 22 203 204 203–4 10.1049/el:19860142
Traff H 1992 Novel approach to high-speed CMOS current comparators Electron. Lett. 28 310 401 310–1 10.1049/el:19920192
Kim K, Cha H-W, Chung W-S 1997 OTA-R Schmitt trigger with independently controllable threshold and output voltage levels Electron. Lett. 33 1103 1105 1103–5 10.1049/el:19970786
Pal R, Pandey R, Pandey N, Tiwari R C 2015 Single CDBA-based voltage-mode bistable multivibrator and its applications Circuits Syst. 6 237 251 237–51 10.4236/cs.2015.611024
Srinivasulu A 2011 A novel current conveyor-based Schmitt trigger and its application as a relaxation oscillator Int. J. Circuit Theory Appl. 39 679 686 679–86 10.1002/cta.669
Wang Z, Guggenbohl W 1988 Novel CMOS current Schmitt trigger Electron. Lett. 24 1514 1606 1514–6 10.1049/el:19881034
Yuan F 2010 A high-speed differential CMOS Schmitt trigger with regenerative current feedback and adjustable hysteresis Analog Integr. Circuits Signal Process. 63 121 207 121–7 10.1007/s10470-009-9374-y
Eldeeb M A, Ghallab Y H, Ismail Y, Elghitani H 2017 Low-voltage subthreshold CMOS current mode circuits: design and applications AEU-Int. J. Electron. Commun. 82 251 264 251–64 10.1016/j.aeue.2017.08.049
Srivyshnavi T, Srinivasulu A 2015 A current-mode Schmitt trigger based on current differencing transconductance amplifier Proc. IEEE Int. Conf. Signal Processing, Communications, and Networking (ICSCN) pp 1 4 pp 1–4
Kumar A, Chaturvedi B 2017 Novel electronically controlled current-mode Schmitt trigger based on single active element AEU-Int. J. Electron. Commun. 82 160 206 160–6 10.1016/j.aeue.2017.08.007
Silapan P, Siripruchyanun M 2009 A simple current-mode Schmitt trigger employing only single MO-CTTA Proc. 6th IEEE Int. Conf. Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology (ECTI-CON) pp 556 559 pp 556–559
Silapan P, Siripruchyanun M 2011 Fully and electronically controllable current-mode Schmitt triggers employing only single MO-CCCDTA and their applications Analog Integr. Circuits Signal Process. 68 111 128 111–28 10.1007/s10470-010-9593-2
Madira S, Reddy V V, Srinivasulu A 2016 Current-mode Schmitt trigger based on ZC-current differencing transconductance amplifier Proc. IEEE Int. Conf. Inventive Computation Technologies (ICICT) pp 1 5 pp 1–5
Linitha R, Srinivasulu A, Reddy V V 2015 A Schmitt trigger based on DDCCTA without any passive components Proc. IEEE Int. Conf. Communication and Signal Processing (ICCSP) pp 1695 8 pp 1695–8
Livi P, Indiveri G 2009 A current-mode conductance-based silicon neuron for address-event neuromorphic systems Proc. IEEE Int. Symposium on Circuits and Systems (ISCAS) pp 2898 901 pp 2898–901
Mendolia L, Wen C, Chicca E, Indiveri G, Sepulchre R, Redouté J-M, Franci A2025A neuromodulable current-mode silicon neuron for robust and adaptive neuromorphic systems(arXiv:2512.01133)
Siripruchyanun M, Satthaphol P, Payakkakul K 2015 A simple fully controllable Schmitt trigger with electronic method using VDTA Appl. Mech. Mater. 781 180 203 180–3 10.4028/www.scientific.net/AMM.781.180
Huo Q, et al. 2022 A computing-in-memory macro based on three-dimensional resistive random-access memory Nat. Electron. 5 469 477 469–77 10.1038/s41928-022-00795-x
Wan W, et al. 2022 A compute-in-memory chip based on resistive random-access memory Nature 608 504 512 504–12 10.1038/s41586-022-04992-8
Chih Y-D, et al. 2021 An 89 TOPS/W and 16.3 TOPS/mm (Formula presented) all-digital SRAM-based full-precision compute-in-memory macro in 22nm for machine-learning edge applications Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC) 64 252 304 252–4 10.1109/ISSCC42613.2021.9365766
Mazumder A N, Mohsenin T2022A fast network exploration strategy to profile low energy consumption for keyword spotting(arXiv:2202.02361)
Banbury C, et al. 2021MLPerf tiny benchmark(arXiv:2106.07597)
Lin J, Chen W-M, Lin Y, Cohn J, Gan C, Han S 2020 MCUNet: Tiny deep learning on IoT devices Advances in Neural Information Processing Systems (NeurIPS) vol 33 pp 11711 22 pp 11711–22
Zhang Y, Suda N, Lai L, Chandra V2017Hello edge: Keyword spotting on microcontrollers(arXiv:1711.07128)
