A highly EMI-immune folded cascode OpAmp in 0.18 μm CMOS technology

Amplifiers (electronic); Analog circuits; Buffer amplifiers; Circuit simulation; CMOS integrated circuits; Electromagnetic compatibility; Electromagnetic pulse; Interference suppression; Operational amplifiers; CMOS instrumentation; CMOS technology; Folded-cascode; Folded-cascode amplifiers; Large amplitude; Offset voltage; Operating condition; Voltage follower; Cascode amplifiers

Abstract :

[en] This paper describes a folded cascode CMOS instrumentation amplifier input stage, which has an increased immunity to electromagnetic interference (EMI). The proposed structure uses a source-buffered concept with a replica circuit to achieve a higher EMI immunity over a wide range of frequencies, from 10 MHz to 1 GHz. Circuit simulations illustrate how the proposed folded cascode amplifier reduces susceptibility to EMI even in the presence of large amplitude interferences. Simulation results show that the maximum EMI-induced output offset voltage for the proposed folded cascode amplifier is less than 8 mV over a wide range of frequencies (10 MHz to 1 GHz), when a 3.3 Vpp EMI signal is injected into the non-inverting input; when the amplifier is connected in a voltage-follower configuration. In contrast, the classic folded cascode amplifier generates a maximum input offset voltage of 700 mV at 1 GHz under the same operating conditions. © 2016 IEEE.

Disciplines :

Electrical & electronics engineering

Author, co-author :

Boyapati, S.; IITB-Monash Research Academy, Indian Institute of Technology Bombay, India

Redouté, Jean-Michel ; Université de Liège - ULiège > Dép. d'électric., électron. et informat. (Inst.Montefiore) > Systèmes microélectroniques intégrés

Baghini, M. S.; Dept. of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India

Language :

English

Title :

A highly EMI-immune folded cascode OpAmp in 0.18 μm CMOS technology

Publication date :

2016

Event name :

2016 International Symposium on Electromagnetic Compatibility, EMC EUROPE

Event date :

5 September 2016 through 9 September 2016

Audience :

International

Journal title :

IEEE International Symposium on Electromagnetic Compatibility

ISSN :

1077-4076

Publisher :

Institute of Electrical and Electronics Engineers Inc.

Volume :

2016-November

Pages :

546-551

Peer reviewed :

Peer reviewed

Commentary :

9781509014163

Available on ORBi :

since 07 June 2019

Statistics

Number of views

35 (3 by ULiège)

Number of downloads

3 (3 by ULiège)

More statistics

Scopus citations^®

Scopus citations^®
without self-citations

OpenCitations

Bibliography

J-M. Redouté, M. Steyaert, EMC of Analog Integrated Circuits, Springer, 2010.
F. Fiori, "Operational amplier input stage robust to EMI, " Electron. Lett., vol. 37, no. 15, pp. 930-931, Jul. 2001.
A. Richelli, "Design considerations for an ultra-low voltage amplifier with high EMI immunity. " Electronics, Circuits and Systems, " Electronics, Circuits and Systems, 2008. ICECS 2008. 15th IEEE International Conference on. IEEE, 2008.
F. Fiori, "A new nonlinear model of EMI-induced distortion phenomena in feedback CMOS operational amplifiers, " IEEE Trans. Electromagn. Compat., vol. 44, no. 4, pp. 495-502, Nov. 2002.
M. T. Abuelma'atti, "Analysis of the effect of radio frequency interference on the DC performance of CMOS operational ampliers, " in Analog integrated circuits and signal processing (Springer, The Netherlands, 2005), vol. 45, pp. 123-130.
A. Richelli, "CMOS OpAmp resisting to large electromagnetic interferences, " IEEE Trans. Electromagn. Compat., vol. 52, no. 4, pp. 1062-1065, Nov. 2010.
S. Graffi, G. Masetti and A. Piovaccari, "Criteria to reduce failures induced from conveyed electromagnetic interferences on CMOS operational amplifiers, " Microelectronics and Reliability, vol. 37, no. 1, pp. 95-113, 1997.
G. Masetti, G. Setti, and N. Speciale, "On the key role of parasitic capacitances in the determination of susceptibility to EMI of integrated operational amplifiers, " Proceedings of EMC Zurich, pp. 625-630, 1999.
F. Fiori, "Design of an Operational Amplifier Input Stage Immune to EMI, " IEEE Transactions on Electromagnetic Compatibility, vol. 49, no. 4, Nov. 2007.
C. Walravens, S. Van Winckel, J.-M. Redouté, and M. Steyaert, "Efficient reduction of electromagnetic interference effects in operational ampliers, " Electron. Lett., vol. 43, no. 2, pp. 84-85, Jan. 2007.
A. Richelli, G. Matig-a, J-M. Redouté, "Design of a folded cascode opamp with increased immunity to conducted electromagnetic interference in 0. 18m CMOS, " accepted for publication in Microelectronics Reliability, 2015
S. Boyapati, D. Das, M. S. Baghini and J-M. Redouté, "A Balanced CMOS OpAmp with High EMI Immunity, " Proc. of EMC Europe, 2014, Sweden.
J-M. Redouté, and M. Steyaert, " A CMOS source-buffered differential input stage with high EMI supression, " in Proc. Eur. Solid-State Circuits Conference., Edinburgh, U. K., Sep. 2008, pp. 318-321.
J-M. Redouté, and M. Steyaert, "EMI resistant CMOS differential input stages, " IEEE Trans. Circuits Syst. I, vol. 57, no. 2, pp. 323-331, Feb. 2010.
A. Richelli, J-M. Redouté, "Increasing the EMI Immunity of CMOS Operational Ampliers Using an on-Chip Common-Mode Cancellation Circuit, " Proc. of IEEE EMC Europe Conference, pp. 698-702, Gotheborg, Sweden, Sep. 2014.
M. Grassi, J-M. Redouté and A. Richelli, "Increasing EMI Immunity of CMOS Operational Ampliers Using an integrated on-Chip Common-Mode Cancellation Circuit, " Proc. of IEEE EMC Europe Conference, pp. 34-39, Dresden, Germany, Aug. 2015.
S. Boyapati, J-M. Redouté, and M. Shojaei Baghini, "Modelling and Design of EMI Immune OpAmp's in 0. 18 ?m CMOS Technology", to be published.