A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output

CMOS; Capacitors; CMOS integrated circuits; Differential amplifiers; Electromagnetic pulse; Electromagnetic wave interference; Load testing; Logic gates; Operational amplifiers; Signal interference; Transistors; CMOS technology; Frequency ranges; Immunity testing; Load modeling; Mathematical analysis; Offset voltage; Operating condition; Optimal solutions; Capacitance

Abstract :

[en] This paper presents a unique methodology to calculate the filtering capacitances of the OpAmp already reported in the literature. The methodology aims to show that there is an optimal solution that can be used to increase the electromagnetic interference (EMI) immunity of any OpAmp for a wide range of frequencies. By using this proposed methodology, an OpAmp structure that reduces the EMI effect is designed in standard 0.18 μm mixed-mode CMOS technology. Detailed mathematical analyses and simulation results are presented and discussed. Simulation results show that the maximum EMI-induced offset voltage in the frequency range from 1 MHz to 1 GHz for the OpAmp is 4.4 mV. In contrast, the standard Miller OpAmp exhibits a maximum EMI-induced offset voltage of 92.4 mV under the same operating conditions. © 2017 IEEE.

Disciplines :

Electrical & electronics engineering

Author, co-author :

Anjan Kumar Pudi, N. S.; IITB-Monash Research Academy, Indian Institute of Technology Bombay, Mumbai, 400076, India

Redouté, Jean-Michel ; Université de Liège - ULiège > Dép. d'électric., électron. et informat. (Inst.Montefiore) > Systèmes microélectroniques intégrés

Baghini, M. S.; Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, 400076, India

Language :

English

Title :

A Generic EMI-Immune Technique for Differential Amplifiers With Single-Ended Output

Publication date :

2018

Journal title :

IEEE Transactions on Electromagnetic Compatibility

ISSN :

0018-9375

eISSN :

1558-187X

Publisher :

Institute of Electrical and Electronics Engineers Inc.

Volume :

Issue :

Pages :

958-964

Peer reviewed :

Peer Reviewed verified by ORBi

Available on ORBi :

since 04 February 2019

Statistics

Number of views

35 (1 by ULiège)

Number of downloads

0 (0 by ULiège)

More statistics

Scopus citations^®

Scopus citations^®
without self-citations

OpenCitations

OpenAlex citations

Bibliography

S. Graffi, G. Masetti, and A. Piovaccari, "Criteria to reduce failures induced from conveyed electromagnetic interferences on CMOS operational amplifiers," Microelectron. Rel., vol. 37, no. 1, pp. 95-113, 1997.
B. Roy and S. Nazarian, "Effects of external electrical and magnetic fields on pacemakers and defibrillators," Circulation, vol. 128, no. 25, pp. 2799-2809, 2013.
J. M. Redouté and M. Steyaert, EMC of Analog Integrated Circuits. New York, NY, USA: Springer 2009.
G. Masetti, S. Graffi, D. Golzio, and Z. M. Kovács-V, "Failures induced on analog integrated circuits by conveyed electromagnetic interferences: A review," Microelectron. Rel., vol. 36, no. 7, pp. 955-972, 1996.
A. 'Atti and M. Taher, "Analysis of the effect of radio frequency interference on the DC performance of CMOS operational amplifiers," Analog Integr. Circuits Signal Process., vol. 45, no. 2, 2005, pp. 123-130.
A. Richelli, "CMOS OpAmp resisting to large electromagnetic interferences," IEEE Trans. Electromagn. Compat., vol. 52, no. 4, pp. 1062-1065, Nov. 2010.
B. Subrahmanyam, D. Das, M. S. Baghini, and J. M. Redouté, "A balanced CMOS OpAmp with high EMI immunity," in Proc. Int. Symp. Electromagn. Compat., Sweden, 2014, pp. 703-708.
F. Fiori, "Design of an operational amplifier input stage immune to EMI," IEEE Trans. Electromagn. Compat., vol. 49, no. 4, pp. 834-839, Nov. 2007.
J. Yu, A. Amer, and E. Sanchez-Sinencio, "Electromagnetic interference resisting operational amplifier," IEEE Trans. Circuits Syst. I, Reg. Paper, vol. 61, no. 7, pp. 1917-1927, Jul. 2014.
B. Subrahmanyam, J.-M. Redout, and M. S. Baghini, "Design of a novel highly EMI-immune CMOS miller OpAmp considering channel length modulation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 64, no. 10, pp. 2679-2690, Oct. 2017.
IEEE Standard for Validation of Computational Electromagnetics Computer Modeling and Simulation-Part 1, 2, IEEE Standard P1597, 2008.
A. P. Duffy, A. J. M. Martin, A. Orlandi, G. Antonini, T. M. Benson, and M. S. Woolfson, "Feature selective validation (FSV) for validation of computational electromagnetics (CEM). Part I-The FSV method," IEEE Trans. Electromagn. Compat., vol. 48, no. 3, pp. 449-459, Aug. 2006.
A. Orlandi, A. P. Duffy, B. Archambeault, G. Antonini, D. E. Coleby, and S. Connor, "Feature selective validation (FSV) for validation of computational electromagnetics (CEM). Part II-Assessment of FSV performance," IEEE Trans. Electromagn. Compat., vol. 48, no. 3, pp. 460-467, Aug. 2006.