scite shows how a scientific paper has been cited by providing the context of the citation, a classification describing whether it supports, mentions, or contrasts the cited claim, and a label indicating in which section the citation was made.
Bibliography
J. M. Redout and M. Steyaert, EMC of Analog Integrated Circuits, Springer, 2010.
B. Razavi, Design of Analog CMOS Integrated Circuits, McGraw Hill, 2001.
G. Matig-a, M. R. Yuce, and J. M. Redoute, An Integrated LVDS Transmitter in 018um CMOS Technology with High Immunity to EMI, IEEE Transactions Electromagnetic Compatibility, pp 1-7, Oct. 2014.
G. Matig-a, M. R. Yuce, and J. M. Redoute, An Integrated LVDS Transmitter-Receiver System with Increased Self-Immunity to EMI in 0. 18um CMOS, IEEE Transactions Electromagnetic Compatibility, pp 1-10, Dect. 2015.
Interfacing between LVPECL, VML, CML, and LVDS levels, Application Report SLLA120, Texas Instruments, Dec. 2002.
IEEE standard for low-voltage differential signals (LVDS) for scalable coherent interface (SCI), 1596. 3 SCI-LVDS standard, IEEE Std 1596. 3-1996, 1996.
A. Boni, A. Pierazzi, D. Vecchi, LVDS I/O Interface for Gb/s-per-Pin Operation in 0. 35-um CMOS, IEEE Journal of Solid-State Circuits, vol. 36, no. 4, pp. 706-711, Apr. 2001.
A. Tajalli, Y. Leblebici, A Slew Controlled LVDS Output Driver Circuit in 0. 18um CMOS Technology, IEEE Journal of Solid-State Circuits, vol. 44, no. 2, pp. 538-548, Feb. 2009.
G. Matig- A and H. Y. Huang, Preemphasis and Equalization Based LVDS Transmitter and Receiver, Springer Journal on Analog Integrated Circuits and Signal Processing, vol. 75, no. 1, pp. 109-123, Apr. 2013.
N. Gupta, P. Bala, V. K. Singh, "Area and Power Efficient 3. 4Gbps/Channel HDMI Transmitter with Single-Ended Structure", VLSI Design and 2013 12th International Conference on Embeded Systems (VLSID), Pune, India, Jan 2013.
B. Song, K. Kim, J. Lee, J. Burm, A 0. 18um CMOS 10-Gb/p Dual-Mode 10-PAM Serial Link Transceiver, IEEE Trans. Circuits Syst. I. Reg. Papers, vol. 60, no. 2, pp. 457-468, Feb 2013.
H. Cheng, F. A. Musa, and A. C. Carusone, A 32/16-Gb/s dual-mode pulsewidth modulation re-emphasis (PWM-PE) transmitter with 30-dB loss compensation using a high-speed CML design methodology, IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 56, no. 8, pp. 1794-1806, Aug. 2009.
Y. H. Song, R. Bai, K. Hu, H. W. Yang, P. Y. Chiang, and S. Palermo, A 0. 47-0. 66 pJ/bit, 4. 8-8 Gb/s I/O Transceiver in 65 nm CMOS, IEEE J. Solid-State Circuits, vol. 48, no. 5, pp. 1276-1289, May 2013.
S. K. Lee, B. Kim, H. J. Park, and J. Y. Sim, A QDR-Based 6-GB/s Parallel Trasnceiver With Current-Regulated Voltage-Mode Output Driver and Byte CDR for Memory Interface, IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 60, pp. 91-95, Feb. 2013.
Measurement of E/M Immunity 150kHz to 1GHz Part 4: Direct Power Injection Method, IEC62132-4, Ed. 1: ICs, 2004.
This website uses cookies to improve user experience. Read more
Save & Close
Accept all
Decline all
Show detailsHide details
Cookie declaration
About cookies
Strictly necessary
Performance
Strictly necessary cookies allow core website functionality such as user login and account management. The website cannot be used properly without strictly necessary cookies.
This cookie is used by Cookie-Script.com service to remember visitor cookie consent preferences. It is necessary for Cookie-Script.com cookie banner to work properly.
Performance cookies are used to see how visitors use the website, eg. analytics cookies. Those cookies cannot be used to directly identify a certain visitor.
Used to store the attribution information, the referrer initially used to visit the website
Cookies are small text files that are placed on your computer by websites that you visit. Websites use cookies to help users navigate efficiently and perform certain functions. Cookies that are required for the website to operate properly are allowed to be set without your permission. All other cookies need to be approved before they can be set in the browser.
You can change your consent to cookie usage at any time on our Privacy Policy page.