Design of an integrated tunable differential negative resistance in UMC 0.18 μm

CMOS integrated circuits; Negative differential resistance; Small signal analysis; Integrated circuit design; Negative resistance; CMOS processs; Common mode signal; Differential resistances; Differential signal; Negative differential resistances; Small-signal analysis

Abstract :

[en] This paper presents a CMOS floating tunable differential resistance, which has the property of being positive with respect to common-mode signals while being negative for differential signals. The designed circuit is simulated in UMC 180 nm CMOS process: simulations show that the negative differential resistance can be varied in a broad range, from 23.5 kΩ to 3.8 MΩ. © 2015 Elsevier Ltd.

Disciplines :

Electrical & electronics engineering

Author, co-author :

Richelli, A.; Department of Information Engineering, University of Brescia, Brescia, Italy

Grassi, M.; Department of Information Engineering, University of Brescia, Brescia, Italy

Redouté, Jean-Michel ; Université de Liège - ULiège > Dép. d'électric., électron. et informat. (Inst.Montefiore) > Systèmes microélectroniques intégrés

Language :

English

Title :

Design of an integrated tunable differential negative resistance in UMC 0.18 μm

Publication date :

2016

Journal title :

Microelectronics Journal

ISSN :

0026-2692

Publisher :

Elsevier Ltd

Volume :

Pages :

1-6

Peer reviewed :

Peer Reviewed verified by ORBi

Available on ORBi :

since 15 November 2018

Statistics

Number of views

43 (1 by ULiège)

Number of downloads

0 (0 by ULiège)

More statistics

Scopus citations^®

Scopus citations^®
without self-citations

OpenCitations

Bibliography

K.J. Gan, D.S. Liang, C.C. Hsiao, C.S. Tsai, Y.H. Chen, Investigation of MOS-NDR voltage controlled ring oscillator fabricated by CMOS process, in: IEEE Conference on Electron Devices and Solid-State Circuits, 2005, pp. 825-827.
J. Nez, M.J. Avedillo, J.M. Quintana, Novel pipeline architectures based on negative differential resistance devices, Microelectron. J. 44(9) (2013) 807-813.
H. Pettenghi, M.J. Avedillo, J.M. Quintan, Using multi-threshold threshold gates in RTD-based logic design, Microelectron. J. 39 (2008) 241-247.
K.-J. Gan, C.-S. Tsai, Y.-K. Li, J.-J. Lu, Logic circuit design using monostable-bistable transition logic element based on standard BiCMOS process, Microelectron. J. 42(2) (2011) 477-482.
Y. Wei, J.-Z. Shen, Design of nanopipelined adder based on resonant tunneling diode, Microelectron. J. 43(6) (2012) 353-357.
S.-L. Chen, P.B. Griffin, and J.D. Plummer Negative differential resistance circuit design and memory applications IEEE Trans. Electron. Dev. 56 4 2009 634 640
D. Halupka, S. Huda, W. Song, A. Sheikholeslami, K. Tsunoda, C. Yoshida, M. Aoki, Negative-resistance read and write schemes for STT-MRAM in 0.13 μm CMOS, in: IEEE International Solid-State Circuits Conference, 2010, pp. 256-257.
S. Shin, K.R. Kim, Novel design of multiple negative-differential resistance (NDR) device in a 32 nm CMOS technology using TCAD, in: International Conference on Simulation of Semiconductor Processes and Devices, 2013, pp. 313-319.
L. Esaki, and R. Tsu Superlattice and negative differential conductivity in semiconductors IBM J. Res. Dev. 14 1 1970 61 65
S.A. Tekin, H. Ercan, and M. Alci Novel low voltage CMOS current controlled floating resistor using differential pair Radioengineering 22 2 2013 428 433
T. Oura, T. Yoneyama, S. Tantry, H. Asai, A threshold voltage independent floating resistor circuit exhibiting both positive and negative resistance values, in: IEEE International Symposium on Circuits and Systems, vol. 3, 2002, pp. 739-742.
S. Tantry, T. Oura, T. Yoneyama, H. Asai, A Low voltage floating resistor having positive and negative resistance values, in: IEEE Asia-Pacific Conference on Circuits and Systems, vol. 1, 2002, pp. 347-350.
V. Springl, W. Jaikla, M. Siripruchyanan, Floating positive/negative resistance simulators employing single dual-output OTA, in: IEEE International Symposium on Communications and Information Technologies, 2006, pp. 352-355.
L. Wang, R.W. Newcomb, An adjustable CMOS floating resistor, in: IEEE International Symposium on Circuits and Systems, 2008, pp. 1708-1711.
M. Kumngern, CMOS tunable positive/negative floating resistor using OTAs, IEEE International Conference on Computational Intelligence, Communication Systems and Networks, 2012, pp. 445-448.
P. Aggarwal, V. Mittal, M.A. Maktoomi, M.S. Hashmi, A digitally controlled floating resistor using CMOS translinear cells, in: IEEE Recent Advances in Engineering and Computational Sciences, 2014, pp. 1-4.
H. Ercan A linear current-controlled floating negative resistor J. Microelectron. Electron. Compon. Mater. 43 4 2013 222 227