Keywords :
CMOS analog integrated circuits; Differential pairs; Electromagnetic compatibility; Electromagnetic interference; Input terminals; Offset voltage; Test chips; Analog circuits; Electromagnetic pulse; Electromagnetic wave interference; Electromagnetism; Integrated circuits; Linear integrated circuits; Signal interference; Topology; CMOS integrated circuits
Abstract :
[en] This paper studies and compares the performances of CMOS differential input stages with a high degree of immunity against electromagnetic interferences (EMIs) and introduces a source-buffered differential pair which is very resistant to EMI coupled at its inputs. The EMI behavior of this source-buffered differential-pair topology has been evaluated with a test chip: When injecting an EMI signal of 750 mV rms at the input terminals, the measured maximal EMI-induced input offset voltage corresponds to 116 mV for the source-buffered topology compared with 610 mV for the classic differential pair, which constitutes a major improvement. © 2006 IEEE.
Scopus citations®
without self-citations
32